Manuale d’uso / di manutenzione del prodotto HD151TS207SS del fabbricante Renesas
Vai alla pagina of 38
Rev.1.00, Apr.25.2 003, page 1 of 38 HD151TS207SS Mother Board Clock Generator for Intel P4+ Chipset (Springdale) REJ03D0006-0100Z Preliminary Rev.1.00 Apr.25.2003 Description The HD151TS207SS is Intel CK409T type high-performan ce, low-skew, low-jitter, PC motherboard clo ck generator.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 2 of 38 Key Specifications • Supply Volt ages: VD D = 3.3 V±5% • CPU clock cycle to cycle jitter = |125ps| (SSC Disabled) • CPU clock group Skew = 100p.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 3 of 38 Pin Arrangement 1 2 3 4 5 6 7 8 9 10 REF0 REF1 VDD_REF XTAL_IN XTAL_OUT VSS_REF FS2/PCIF_0 FS4/PCIF_1 VDD_PCI VSS_PCI PCI_1 MODE/PCI_0 PCI_2 PCI_3 VDD.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 4 of 38 Pin Descriptions Pin name No. Type Description VSS_A 54 Ground for PLL VSS_CPU 45 Ground for outputs VSS_IREF 53 Ground for current reference VSS_SRC 39 VSS_3V66 25 VSS_PCI 11, 17 VSS_REF 6 VSS_48 33 Ground Ground for outputs VDD_A 55 3.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 5 of 38 Pin Descriptions (cont.) Pin name No. Type Description PWRDWN#/ SAFE_F# 21 INPUT PULL–UP* PWRDWN# / SAFE_F# selectable input. Default is PWRDWN# input. Byte15[5] = “1” : SAFE_F# input. PWRDWN# is all clocks stop pin.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 6 of 38 Block Diagram 3V66[3:1] 1/M2 SSC2 1/N2 1/M1 SSC1 1/N1 1/M0 1/N0 OSC CK2 CK1 CK0 XTAL 14.318 MHz REF[1:0] (14.318MHz) CPU[2:0] CPU[2:0]# * : Latched Input pin. 3.3 V VDD_48 3.3 V VDD_A VSS_48 VSS_A 6 × 3.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 7 of 38 I 2 C Controlled Register Bit Map Byte0 Cont rol Regi ster Bit Description Contents Type De f a u lt Note 7 Reserved R 0 6 Reserved R 0 5 Reserved R 0.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 8 of 38 I 2 C Controlled Register Bit Map (cont.) Table3 FS_A and FS_B pin Input level Logic Lev el Min Voltage Max Voltage 0 (Low) 0.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 9 of 38 I 2 C Controlled Register Bit Map (cont.) Table4 CPU Cl ock Power M anagem ent Truth Ta ble Signal Pin PWRDWN# PWRDWN# Tristate Bit Byte2[5:3] Non-Stop Outputs Byte1[5:3] = 1 Note CPU[2:0] 1 X Running CPU[2:0] 0 0 Driven @ Iref x2 See Note1 CPU[2:0] 0 1 Tristate Note: 1.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 10 of 38 I 2 C Controlled Register Bit Map (cont.) Byte4 Cont rol Regi ster Bit Description Contents Type De f a u lt Note 7 USB_48 2x output drive 0 = 2x Dri.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 11 of 38 I 2 C Controlled Register Bit Map (cont.) Byte7 Ve ndor Identi fication Re gister Bit Description Contents Type De f a u lt Note 7 Revision Code Bit3.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 12 of 38 I 2 C Controlled Register Bit Map (cont.) Byte9 Cont rol Regi ster Bit Description Contents Type De f a u lt Note 7 SSC2 Enable Bit B6[2] = 0 or B9[7.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 13 of 38 I 2 C Controlled Register Bit Map (cont.) Table6 Cloc k Frequency F unction Tabl e FS_4 FS_3 FS_2 FS_A FS_B No. B9[5] B9[4] B9[3] B9[2] B9[1] CPU [MHz] SRC [MHz] 3V66 [MHz] PCI [MHz] 0 0 0 0 0 0 100.02 100.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 14 of 38 I 2 C Controlled Register Bit Map (cont.) Byte10 Co ntrol Re gister Bit Description Contents Type De f a u lt Note 7 RW 0 6 RW 0 5 SSC Spread Select Bit[2:0] Bit[2:0] = 000 = –0.500%, 100 = ±0.250% 001 = –0.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 15 of 38 I 2 C Controlled Register Bit Map (cont.) Byte12 Co ntrol Re gister Bit Description Contents Type De f a u lt Note 7 Reserved R/W 0 6 Reserved R/W 0 .
HD151TS207SS Rev.1.00, Apr.25.2 003, page 16 of 38 I 2 C Controlled Register Bit Map (cont.) Byte14 Co ntrol Re gister Bit Description Contents Type De f a u lt Note 7 Reserved R/W 0 6 PLL1 M1 Divider.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 17 of 38 I 2 C Controlled Register Bit Map (cont.) Byte16 Co ntrol Re gister Bit Description Contents Type De f a u lt Note 3V66 divider ratio = 7 3V66 / PCI .
HD151TS207SS Rev.1.00, Apr.25.2 003, page 18 of 38 I 2 C Controlled Register Bit Map (cont.) Byte18 Co ntrol Re gister Bit Description Contents Type De f a u lt Note 7 VCO2 Frequency Control Bit7 R/W 0 6 VCO2 Frequency Control Bit6 R/W 0 5 VCO2 Frequency Control Bit5 R/W 0 4 VCO2 Frequency Control Bit4 These bits are 10MHz digit of VCO2 frequency.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 19 of 38 I 2 C Controlled Register Bit Map (cont.) Byte19 Co ntrol Re gister Bit Description Contents Type De f a u lt Note 7 VCO2 Frequency Read Bit1 5 R 0 6 VCO2 Frequency Read Bit1 4 R 0 5 VCO2 Frequency Read Bit1 3 R 0 4 VCO2 Frequency Read Bit12 Calculation result of VCO2 frequency.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 20 of 38 I 2 C Controlled Register Bit Map (cont.) Byte22 Co ntrol Re gister Bit Description Contents Type De f a u lt Note 7 CPU Frequency Read Bit7 R 0 6 CPU Frequency Read Bit6 R 0 5 CPU Frequency Read Bit5 R 0 4 CPU Frequency Read Bit4 Calculation result of CPU frequenc y.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 21 of 38 I 2 C Controlled Register Bit Map (cont.) Byte24 Co ntrol Re gister Bit Description Contents Type De f a u lt Note 7 Reserved R/W 0 6 PCI_STOP# Stop .
HD151TS207SS Rev.1.00, Apr.25.2 003, page 22 of 38 I 2 C Controlled Register Bit Map (cont.) Byte26 Co ntrol Re gister Bit Description Contents Type De f a u lt Note 7 PCIF / PCI Clock Skew2 Control B.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 23 of 38 I 2 C Controlled Register Bit Map (cont.) Byte28 Co ntrol Re gister Bit Description Contents Type De f a u lt Note 7 Reserved 0 = Normal, 1 = Late R/.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 24 of 38 Clock Stop Timing Diagram 6 × Iref (Controled b y B y te2[6] ) 2 × Iref (Controled by Byte2[5:3]) T ristate (Controled by Byte2[6]) T ristate PCI_S.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 25 of 38 Renesas clock generator I 2 C Serial Interfa ce Operation 1. Write mode 1.1 Controller (host) se nds a start bit. 1.2 Controller (host) sends the writ e address D2 (h). 1.3 Renesas clock generator will acknowledge (Renesas clock gen.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 26 of 38 Renesas clock generator I 2 C Serial Interfa ce Operation (cont.) 2. Read mode 2.1 Controller (host) se nds a start bit. 2.2 Controller (host) sends the wri te address D2 (h). 2.3 Renesas clock generator will acknowledge (Renesas clock gen.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 27 of 38 Absolute Maximum Ratings Item Symbol Ratings Unit Conditions Supply voltage VDD –0.5 to 4.6 V Input voltage V I –0.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 28 of 38 DC Electrical Characterist ics / Serial Input Port Ta = 0°C to 70°C, VD D = 3.3 V Item Symbol Min Typ * 1 Max Unit Test Conditions Input Low Voltage V IL 0.8 V Input High Voltage V IH 2.0 V Input Current I I –50 +50 µA VI = 0 V or 3.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 29 of 38 DC Electrical Characteristics CPU/CPU# Clock Ta = 0°C to 70°C, VDD = 3.3 V, Iref = 475 Ω Item Symbol Min Typ * 1 Max Unit Test Conditions Output voltage V O 1.20 V Rp = 49.9 Ω , VDD = 3.3 V Output Current I O I(nom) * 2 mA VDD = 3.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 30 of 38 DC Electrical Characteristics SRC/SRC# Clock Ta = 0°C to 70°C, VDD = 3.3 V, Iref = 475 Ω Item Symbol Min Typ *1 Max Unit Test Conditions Output voltage V O 1.20 V Rp = 49.9 Ω , VDD = 3.3 V Output Current I O I(nom) mA VDD = 3.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 31 of 38 DC Electrical Characteristics / 3V66 Buffer (CK409T Type5 Buffer) Ta = 0°C to 70°C, VDD = 3 .3 V Item Symbol Min Typ *1 Max Unit Test Conditions V OH 3.1 VI OH = –1 mA, VDD = 3.3 V Output Voltage V OL 50 mV I OL = 1 mA, VDD = 3.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 32 of 38 DC Electrical Characteristics / PCI & PCIF Clock (CK409T Type5 Buffer) Ta = 0°C to 70°C, VD D = 3.3 V Item Symbol Min Typ * 1 Max Unit Test Conditions V OH 3.1 VI OH = –1 mA, VDD = 3.3 V Output Voltage V OL 50 mV I OL = 1 mA, VDD = 3.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 33 of 38 DC Electrical Characteristics / USB & VCH 48MHz Clock (CK409T Type3A Buffer) Ta = 0°C to 70°C, VD D = 3.3 V Item Symbol Min Typ * 1 Max Unit Test Conditions V OH 3.1 VI OH = –1 mA, VDD = 3.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 34 of 38 DC Electrical Characteristics / DO T Clock (CK409T Type3B Buffer) Ta = 0°C to 70°C, VD D = 3.3 V Item Symbol Min Typ *1 Max Unit Test Conditions V OH 3.1 VI OH = –1 mA, VDD = 3.3 V Output Voltage V OL 50 mV I OL = 1 mA, VDD = 3.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 35 of 38 DC Electrical Characteristics / REF Clock (CK409T Type5 Buffer) Ta = 0°C to 70°C, VD D = 3.3 V Item Symbol Min Typ *1 Max Unit Test Conditions V OH 3.1 VI OH = –1 mA, VDD = 3.3 V Output Voltage V OL 50 mV I OL = 1 mA, VDD = 3.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 36 of 38 Clock Out tcycle n t = (tcycle n) - (tcycle n+1) CCS tcycle n+1 Fig.1 Cycle to Cycle Jitter (3.3 V Single Ended Clock Outp ut) Clock Outx Clock Outy 1.5 V tskS 1.5 V Fig.2 Output Cl ock Skew (3.3V Single Ended Cloc k Output) R P = 49.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 37 of 38 Package Dimensions Unit : mm 0.10(0.004) 7.50 12 8 29 56 18.40 0.25 0.635 0.3 2.6 10.35 0.76 0.5 0˚– 8˚ 0.
HD151TS207SS Rev.1.00, Apr.25.2 003, page 38 of 38 Keep safety first in your circuit designs! 1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them.
Un punto importante, dopo l’acquisto del dispositivo (o anche prima di acquisto) è quello di leggere il manuale. Dobbiamo farlo per diversi motivi semplici:
Se non hai ancora comprato il Renesas HD151TS207SS è un buon momento per familiarizzare con i dati di base del prodotto. Prime consultare le pagine iniziali del manuale d’uso, che si trova al di sopra. Dovresti trovare lì i dati tecnici più importanti del Renesas HD151TS207SS - in questo modo è possibile verificare se l’apparecchio soddisfa le tue esigenze. Esplorando le pagine segenti del manuali d’uso Renesas HD151TS207SS imparerai tutte le caratteristiche del prodotto e le informazioni sul suo funzionamento. Le informazioni sul Renesas HD151TS207SS ti aiuteranno sicuramente a prendere una decisione relativa all’acquisto.
In una situazione in cui hai già il Renesas HD151TS207SS, ma non hai ancora letto il manuale d’uso, dovresti farlo per le ragioni sopra descritte. Saprai quindi se hai correttamente usato le funzioni disponibili, e se hai commesso errori che possono ridurre la durata di vita del Renesas HD151TS207SS.
Tuttavia, uno dei ruoli più importanti per l’utente svolti dal manuale d’uso è quello di aiutare a risolvere i problemi con il Renesas HD151TS207SS. Quasi sempre, ci troverai Troubleshooting, cioè i guasti più frequenti e malfunzionamenti del dispositivo Renesas HD151TS207SS insieme con le istruzioni su come risolverli. Anche se non si riesci a risolvere il problema, il manuale d’uso ti mostrerà il percorso di ulteriori procedimenti – il contatto con il centro servizio clienti o il servizio più vicino.
