Manuale d’uso / di manutenzione del prodotto Core 2 Duo E8230 del fabbricante Intel
Vai alla pagina of 48
Intel ® Core ™ 2 Duo Processor E8000 Δ and E7000 Δ Series Specification Update — on 45 nm Process in the 775-land LGA Package June 2009 Notice: The Intel ® Core TM 2 Duo processor may contain design defects or errors known as errata which may cause the product to deviate from published speci fications.
2 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNE CTION WITH INTEL® PRODUCTS . NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 3.
4 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Contents Contents ....................................................................................................................... ...... 4 Revision History ............................
Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 5 Revision History Revision Number Description Date 001 Initial release of Intel ® Core ™ 2 Duo Desktop Processor E8000 Series Specification.
Preface 6 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Preface This doc ument is an u pdate t o the spe cifications c ontained in the docu ments liste d in the following Affected Documents/Related Documents tabl e.
Preface Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 7 Nomenclature S-Spec Number is a five-dig it code used to identify products. Products are differentiated by their unique characteri sti cs (e.g., core speed, L2 cache size, package type, etc.
Summary Tables of Changes 8 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Summary Tables of Changes The following table ind icates t he Specifica tion Chang es, Errata , Specificat ion Clarifications or Document ation Chang es, which app ly to the liste d MCH ste ppings.
Summary Tables of Changes Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 9 Item Numbering Each Spec ification Upd ate ite m is prefixe d with a cap ital lette r to disting uish the product.
Summary Tables of Changes 10 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e AH = Intel® Core™2 Duo/Solo processor for Intel® Centrino® Duo processor technology AI = Intel® Core™2 Ext.
Summary Tables of Changes Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 11 NO C0 M0 E0 R0 Plan ERRATA AW4 X X X X No Fix Non-Temporal Data Store May be Observed in Wrong Program Order AW5 X.
Summary Tables of Changes 12 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e NO C0 M0 E0 R0 Plan ERRATA AW25 X X X X No Fix Writing the Local Vector Table (LVT) when an Interrupt is Pending M.
Summary Tables of Changes Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 13 NO C0 M0 E0 R0 Plan ERRATA AW45 X X Fixed Partial Streaming Load Instruction Sequence May Cause the Processor to H.
Summary Tables of Changes 14 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e NO C0 M0 E0 R0 Plan ERRATA AW67 X X No Fix Enabling PECI via the PECI_CTL MSR incorrectly writes CPUID_FEATURE_MAS.
Identification Information Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 15 Identification Information Figure 1. Processor Package Example §.
Component Identification Information 16 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Component Identification Information The Intel ® Core™2 duo processor can be iden tified by the foll.
Component Identification Information Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 17 Table 1. Intel ® Core™2 Duo Processor Identification Information S-Spec Core Stepping L2 Cache Size (bytes) Processor Signature Processor Number Speed Core/Bus Package Notes SLAPC M0 3 MB 10676h E7200 2.
Errata 18 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Errata AW1. EFLAGS Discrepancy on Page Faults after a Translation Change Problem: This erratum is regarding the case where paging structures are modified to change a linear address from writ able to non-writable w ithout software performing an appropriate TLB invalidat ion.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 19 AW3. Store to WT Memory Data May be Seen in Wrong Order by Two Subsequent Loads Problem: When data of Store to WT memory is used by t.
Errata 20 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Violation #GP (General Prot ection Fault). Due to th is erratum, code #PF may be handled incorrectly , if all of the f ollowing condi.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 21 Workaround: None identified. Status: For the steppings affected, see th e Summary Tables of Changes.
Errata 22 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e AW12. Code Segment Limit Violation May Occur on 4 Gigabyte Limit Check Problem: Code Segment limit v iolation may occur on 4 Gigabyt .
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 23 AW15. REP MOVS/STOS Executing with Fast Strings Enabled and Crossing Page Boundaries with Inconsistent Memory Types may use an Incorrect Data Size or Lead to Memory-Ordering Violations.
Errata 24 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Workaround: None identified. Status: For the steppings affected, see th e Summary Tables of Changes.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 25 AW21. Premature Execution of a Load Operation Prior to Exception Handler Invocation Problem: If any of the below circumstances occur, it is possible that the load portion of the instruction will have executed bef ore the exception h andler is entered.
Errata 26 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e b) RSM from an SMI during a HLT instruction. Implication: There may be a smaller than expe cted value in the INST_RETIRED performance monitoring counter. The ex tent to which th is value is smaller than expected is determined by the frequency of the above cases.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 27 will be left set in th e in-service register and mask all in terrupts at the same or lower priority. Workaround: Any vector programmed i nto an LVT entry must have an ISR associated with it, even if that vector was programmed as masked.
Errata 28 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e The processor is in protected mode with paging enabled and the page global enable flag i s set (PGE bit of CR4 register) G bi.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 29 Problem: Software w hich is writt en so that mult ip le agents can modify the same shared unaligned memory location at the sa me time may experience a memory ordering issue if multiple loads access this shared data shortly thereafter.
Errata 30 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Problem: CPUID leaf 0Ah reports the architectura l performance monitoring versio n that is available in EAX[7:0]. D ue to this erratum C PUID reports the support ed version as 2 instead of 1.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 31 Workaround: BIOS must leave the xTPR update transactions disabled (default). Status: For the steppings affected, see th e Summary Tables of Changes.
Errata 32 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Implication: This erratum has not been observed with commercially available software.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 33 VM-execution control field above that of the TPR shadow while either of those bits is 1, incorrect behavior may resu lt. This may lead to VM M software prematurely injecting an interrupt into a guest.
Errata 34 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e should (1) save from the VMCS (using VMREAD) the val ue of RIP before any VM entry to the wait-for SIPI state; and (2) restore to the VMCS (using VMWRITE) that value before the next VM entry that resumes the guest in any state other than wait-for-SIPI.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 35 Problem: If instructions from at least three diffe rent ways in the same instruction cache set exist in the pipelin e combined with some rare int ernal state, self- modifying code (SMC) or cross-modifyin g code may not be detected and/or handled.
Errata 36 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Problem: RSM instruction execution, under certain conditio ns triggered by a complex sequence of internal processor micro-architectural events, may lead to processor hang, or unexpected instruction execution results.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 37 [r/e]BP instruct ions without h aving an invalid stack du ring interrupt h andling. However, an enabled debug breakpoint or single st.
Errata 38 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Implication: IA32_MC1_STATUS MSR bit [60] may not reflect the correct state of the enable bit in the IA32_MC1_CTL MSR at the time of the last update. Workaround: None identified. Status: For the steppings affected, see th e Summary Tables of Changes.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 39 Status: For the steppings affected, see th e Summary Tables of Changes. AW57. IRET under Certain Conditions May Cause an Unexpected A.
Errata 40 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Implication: In the event of a therma l event while a processor is waking up from Intel Deep Power-D own State, th e processor will initiate an appropriat e throttle response. However, the associated thermal interrupt generated may be lost.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 41 the PECI hold-off indication by keeping the PECI bus high when the PECI host sends the first bit of the address timing negoti ation phase.
Errata 42 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e AW65. Global Instruction TLB Entries May Not be Invalidated on a VM Exit or VM Entry Problem: If a VMM is using global page entrie s (CR4.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 43 AW68. INIT Incorrectly Resets IA32_LSTAR MSR Problem: In response to an INIT reset initiated ei ther via the INIT# pin or an IPI (Inter Processor Interrupt), the processor sh ould leave MSR values unchanged.
Errata 44 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Workaround: None identified. Status: For the steppings affected, see th e Summary Tables of Changes.
Errata Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 45 Implication: Execution of the stores in XSAVE, when XSAVE is used to store SSE context only, may not follow program order an d may execute before older stores. Intel has not observed th is erratum with any commercially available software.
Errata 46 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e AW76. A Page Fault May Not be Generated When the PS bit is set to “1” in a PML4E or PDPTE Problem: On processors supporting Intel® 64 archit ecture, the PS bit (Page Size, bit 7) is reserved in PML4Es an d PDPTEs.
Specification Changes Intel ® Core ™ 2 Duo Processor Specifica tion Upda te 47 Specification Changes The Spe cification Cha nges liste d in this s ection ap ply to the fo llowing docu ments: In.
Specification Clarifications 48 Intel ® Core ™ 2 Duo Processor Specifica tion Updat e Specification Clarifications The Spe cification Cla rifications listed in t his sectio n apply to t he followin.
Un punto importante, dopo l’acquisto del dispositivo (o anche prima di acquisto) è quello di leggere il manuale. Dobbiamo farlo per diversi motivi semplici:
Se non hai ancora comprato il Intel Core 2 Duo E8230 è un buon momento per familiarizzare con i dati di base del prodotto. Prime consultare le pagine iniziali del manuale d’uso, che si trova al di sopra. Dovresti trovare lì i dati tecnici più importanti del Intel Core 2 Duo E8230 - in questo modo è possibile verificare se l’apparecchio soddisfa le tue esigenze. Esplorando le pagine segenti del manuali d’uso Intel Core 2 Duo E8230 imparerai tutte le caratteristiche del prodotto e le informazioni sul suo funzionamento. Le informazioni sul Intel Core 2 Duo E8230 ti aiuteranno sicuramente a prendere una decisione relativa all’acquisto.
In una situazione in cui hai già il Intel Core 2 Duo E8230, ma non hai ancora letto il manuale d’uso, dovresti farlo per le ragioni sopra descritte. Saprai quindi se hai correttamente usato le funzioni disponibili, e se hai commesso errori che possono ridurre la durata di vita del Intel Core 2 Duo E8230.
Tuttavia, uno dei ruoli più importanti per l’utente svolti dal manuale d’uso è quello di aiutare a risolvere i problemi con il Intel Core 2 Duo E8230. Quasi sempre, ci troverai Troubleshooting, cioè i guasti più frequenti e malfunzionamenti del dispositivo Intel Core 2 Duo E8230 insieme con le istruzioni su come risolverli. Anche se non si riesci a risolvere il problema, il manuale d’uso ti mostrerà il percorso di ulteriori procedimenti – il contatto con il centro servizio clienti o il servizio più vicino.
