Manuale d’uso / di manutenzione del prodotto CY7C1381D del fabbricante Cypress Semiconductor
Vai alla pagina of 29
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Cypress Semiconductor Co rporation • 198 Champio n Court • San Jose , CA 95134-1 709 • 408-943-2600 Document #: 38-05544 Rev . *F Revised Feburary 07, 2007 Features • Supports 133 MHz bus operations • 512K × 36 and 1M × 18 common IO • 3.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 2 of 29 Logic Block Diagram – CY7C1381D/CY7C138 1F [3] (512K x 36) Logic Block Diagram – CY7C1383D/CY7C138 3F [3] (1M x.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 3 of 29 Pin Configurations A A A A A 1 A 0 NC NC V SS V DD A A A A A A A A DQP B DQ B DQ B V DDQ V SSQ DQ B DQ B DQ B DQ B .
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 4 of 29 Pin Configurations (continued) 234 5 6 7 1 A B C D E F G H J K L M N P R T U V DDQ NC/288M NC/144M DQP C DQ C DQ D .
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 5 of 29 Pin Configurations (continued) 165-Ball FBGA Pinout (3 Chip Enable) CY7C1381D (512K x 36) 234 567 1 A B C D E F G H.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 6 of 29 Pin Definitions Name IO Description A 0 , A 1 , A Input- Synchronous Address inputs used to select one o f the address location s. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW , an d CE 1 , CE 2 , and CE 3 [2] are sampled active.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 7 of 29 Functional Overview All synchronous inpu ts pass through input registers controlled by the rising edge of the clock. Maximum a ccess delay from the clock rise (t CDV ) is 6.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 8 of 29 deasserted and the IOs must be tri-stated prior to the presen- tation of data to DQs. As a safe ty precaution, the data lines a re tri-stated once a write cycle is det ected, regardle ss of the state of OE .
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 9 of 29 T ruth T able [4, 5, 6, 7, 8] Cycle Description ADDRESS Used CE 1 CE 2 CE 3 ZZ ADSP ADSC ADV WRITE OE CLK DQ Desele.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 10 of 29 T ruth T able for Read/Write [4, 9] Function (CY7C1381D/CY7C1381F) GW BWE BW D BW C BW B BW A R e a d H HXXXX R e .
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 1 1 of 29 IEEE 1 149.1 Serial Boundary Scan (JT AG) The CY7C1381D/CY 7C1383D/CY7C1381F/CY7C1383F incorporates a serial boun dary scan test access port (T AP).This part is fully compliant with 1 149.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 12 of 29 Byp ass Register T o save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed betwee n the TDI and TDO balls.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 13 of 29 (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will en able the output bu ffers to drive the output bus. When LOW , this bit will place the output bus into a High-Z condition.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 14 of 29 3.3V T AP AC T est Conditions Input pulse levels ............. .............. .............. ........V SS to 3.3V Input rise and fall times ............ ............
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 15 of 29 Identification Register Definitions Instruction Field CY7C1381D/CY7C1381F (512K × 36) CY7C1383D/CY7C1383F (1M × 18) Description Revision Number (31:29) 000 000 Describes the version numb er .
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 16 of 29 1 19-Ball BGA Boundary Scan Order [14, 15] Bit # Ball ID Bit # Ball ID Bit # Ball ID Bit # Ball ID 1 H4 23 F6 45 G.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 17 of 29 165-Ball BGA Boundary Scan Order [14, 16] Bit # Ball ID Bit # Ball ID Bit # Ball ID 1 N6 31 D10 61 G1 2N 7 3 2 C 1.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 18 of 29 Maximum Ratings Exceeding the maximum ratings may impair the useful life of the device. For user guideline s, not tested. S torage T emperature .................... .
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 19 of 29 Cap acit ance [19] Parameter Description T est Con ditions 100 TQFP Package 1 19 BGA Package 165 FBGA Package Unit C IN Input Capacitance T A = 25°C, f = 1 MHz, V DD = 3.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 20 of 29 Switching Characteristics Over the Operating Range [20, 21] Parameter D escription 133 MHz 100 MHz Unit Min Max Min Max t POWER V DD (T ypical) to the first Access [22] 11 m s Clock t CYC Clock Cycle Ti me 7.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 21 of 29 Ti ming Diagrams Read Cycle Timing [26] t CYC t CL CLK t ADH t ADS ADDRESS t CH t AH t AS A1 t CEH t CES Data Out .
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 22 of 29 Write Cycle T iming [26, 27] Ti ming Diagrams (continued) t CYC t CL CLK t ADH t ADS ADDRESS t CH t AH t AS A1 t C.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 23 of 29 Read/Write Cycle Timing [26, 28, 29] Ti ming Diagrams (continued) t CYC t CL CLK t ADH t ADS ADDRESS t CH t AH t A.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 24 of 29 ZZ Mode T iming [30, 31] Ti ming Diagrams (continued) t ZZ I SUPPLY CLK ZZ t ZZREC ALL INPUTS (except ZZ) DON’T CARE I DDZZ t ZZI t RZZI Outputs (Q) High-Z DESELECT or READ Only Notes: 30.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 25 of 29 Ordering Information Not all of the speed, package and temperatu re ranges are ava ilable. Please contact your local sales representative or visit www .cypress.com for actual products offered.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 26 of 29 Package Diagrams Figure 1. 100-Pin Thin Plastic Quad Flat pack (14 x 20 x 1.4 mm) (51-85050) NOTE: 1. JEDEC STD REF MS-026 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 27 of 29 Figure 2. 1 19-ball BGA (14 x 22 x 2.4 mm) (51-851 1 5) Package Diagrams (continued) 51-851 15-*B [+] Feedback.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 28 of 29 © Cypress Semicon ductor Corpor ation, 2006-20 07. The informat ion conta ined herein is sub ject to change withou t notice.
CY7C1381D, CY7C1381F CY7C1383D, CY7C1383F Document #: 38-05544 Rev . *F Page 29 of 29 Document History Page Document Title: CY7C1381D/CY7C1383D/CY7C1381F/CY7C138 3F 18-Mbit (51 2K x 36/1M x 18) Flow-Through SRAM Document Number: 38-05544 REV . ECN NO.
Un punto importante, dopo l’acquisto del dispositivo (o anche prima di acquisto) è quello di leggere il manuale. Dobbiamo farlo per diversi motivi semplici:
Se non hai ancora comprato il Cypress Semiconductor CY7C1381D è un buon momento per familiarizzare con i dati di base del prodotto. Prime consultare le pagine iniziali del manuale d’uso, che si trova al di sopra. Dovresti trovare lì i dati tecnici più importanti del Cypress Semiconductor CY7C1381D - in questo modo è possibile verificare se l’apparecchio soddisfa le tue esigenze. Esplorando le pagine segenti del manuali d’uso Cypress Semiconductor CY7C1381D imparerai tutte le caratteristiche del prodotto e le informazioni sul suo funzionamento. Le informazioni sul Cypress Semiconductor CY7C1381D ti aiuteranno sicuramente a prendere una decisione relativa all’acquisto.
In una situazione in cui hai già il Cypress Semiconductor CY7C1381D, ma non hai ancora letto il manuale d’uso, dovresti farlo per le ragioni sopra descritte. Saprai quindi se hai correttamente usato le funzioni disponibili, e se hai commesso errori che possono ridurre la durata di vita del Cypress Semiconductor CY7C1381D.
Tuttavia, uno dei ruoli più importanti per l’utente svolti dal manuale d’uso è quello di aiutare a risolvere i problemi con il Cypress Semiconductor CY7C1381D. Quasi sempre, ci troverai Troubleshooting, cioè i guasti più frequenti e malfunzionamenti del dispositivo Cypress Semiconductor CY7C1381D insieme con le istruzioni su come risolverli. Anche se non si riesci a risolvere il problema, il manuale d’uso ti mostrerà il percorso di ulteriori procedimenti – il contatto con il centro servizio clienti o il servizio più vicino.
